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I. INTRODUCTION
T HE CONCEPT of LVdc distribution has been proposed and has, in recent years, drawn increasing attention. This is because existing LV ac power distribution networks face challenges from increased load demands in combination with rapid deployment of new technologies [1] , [2] . In particular, the number of high-capacity power electronic interfaces, such as electric vehicle chargers and embedded photovoltaic (PV) generation, has increased significantly [3] - [5] . LVdc networks are able to provide increased capacity without the need to upgrade existing cables [6] , [7] .
Due to the existence of widespread ac loads, the additional power losses and electromagnetic interference (EMI) issues caused by the conventional two-level insulated gate bipolar transistor (IGBT)-based converter would become one of the main challenges of LVdc networks. To improve the efficiency, power quality, and reliability, as well as to reduce the electromagnetic (EM) emissions, this paper proposes a modified MMC topology for a customer-end dc-ac conversion stage, and a thorough converter design.
MMC is a promising topology but it has not been applied previously in LV applications. Comparisons between MMC and two-level converters for LV applications are distinctly different to those for high-voltage (HV) applications for two reasons: 1) the wide range of available device technologies at LV; and 2) the design requirements imposed by the applications are very different. Hence, theoretical analysis and experimental validation are presented in this paper to investigate the advantages and disadvantages of applying MMC to LVdc dc/ac conversion. At LV, MMC cell voltage is low enough for Si MOSFET and GaN high-electron mobility transistors (HEMT) to be used instead of IGBTs, potentially reducing the conduction loss dramatically [7] , [8] . In addition, for LV MMC, the use of MOSFETs means that R dson can be significantly reduced through parallel connection, and synchronous rectification, bringing very low conduction loss.
Wide-bandgap devices such as SiC and GaN are expected to replace Si devices and improve efficiency in two-level converters as well as MMC. By comparing different converter topologies, including IGBT two-level, SiC MOSFET two-level, GaN HEMT MMC, and Si MOSFET MMC, it has been concluded that an Si MOSFET five-level MMC with four parallel- connected MOSFETs is a promising alternative topology to replace the conventional two-level IGBT-based converter [8] , [9] .Total converter efficiency is compared in Fig. 1 , and has previously been discussed in detail [9] . Modeling losses for parallel connection is less accurate due to variations in threshold voltage. The first device to turn ON discharges C ds and C gd in all parallel devices, incurring more loss than if all devices were to turn ON simultaneously. During C gd discharge in an OFF device, the discharging current tends to slow C gs charging, thus further spreading out turn-on times. Hence, measured loss for four parallel devices is greater than calculated loss. Loss in a single MMC module with four parallel IRFP4668 devices was measured using heatsink temperature rise, and this measured loss has been combined with calculated passive losses and included in Fig. 1 . Regarding passive component loss, both MMC and SiC two-level converters have uncertainties. Although MMC submodule electrolytic capacitor loss would be a dominating factor as the number of parallel-connected devices increases [8] , if volume is not of great concern, film capacitors can almost eliminate capacitive loss. The single-phase, two-level converter requires a large dc-side capacitor, which is subject to large second harmonic currents leading to high loss. Calculations for two-level converters show that the ac-side inductance incurs loss of over 250 W due to high rms current on the output of the single-phase converter. In addition, SiC brings issues with potential EMI [10] , [11] .
IGBT total converter efficiency is calculated by summing semiconductor losses [12] with two-level converter passive filter losses [9] giving 93.6%. For the five-level Si MOSFET MMC, efficiency is improved and is predicted to be 97.2% [12] , offering improved reliability through cooler operation. Using measured loss, efficiency is 96.7%. It is also possible for MMC to provide redundancy for failure management, thus the reliability can be further improved [13] . In addition, MMC with appropriate arm current control has no need for an input filter allowing the use of smaller ac filters, low switching losses, better output waveform quality, and the ability to prevent capacitor discharging current [14] - [16] . Fig. 2 shows an example dc network with single-phase ac loads supplied through conventional two-level and MMC converters. Unlike the three-phase converter where the second harmonic current will be cancelled in the dc side, the conventional single-phase inverter will suffer from enhanced second harmon- ics. This harmonic current will circulate in the filter capacitor resulting in losses, and similar losses will also be exhibited in the LV MMC. However, the inherent energy storage of the MMC allows control and elimination of this harmonic circulating current without the need of a bulky input filter.
This investigation examines the applicability of single-phase MMC for LV applications, where a key consideration is elimination of the second harmonic from the dc input current. Much research has been done on the suppression of ac circulating current in HV MMC. Proportional resonant (PR) control is often adopted because it has high gain at selected frequencies and it can be applied to both single and three-phase converters [17] , [18] . To eliminate multiple harmonics, a multifrequency PR controller (parallel-connected PR controllers at second-, fourth-, sixth-, and eighth-order harmonics) are recommended [18] . The PR controller is of second order, meaning that digital signal processor (DSP) implementation may be difficult when many parallel-connected PR controllers are required. PI control in the line-frequency reference frame [19] has a limited gain, especially at the dominating second harmonic. A repetitiveplus-PI control strategy, where the repetitive compensator is added to track the error and eliminate multiple harmonics, was therefore presented [20] . Another PI controller for three-phase MMC, based on the double line-frequency, negative-sequence rotational coordinate frame, has also been presented [21] .
In selecting the circulating current control method for an LV MMC application, simplicity, feasibility, and effectiveness are the main concerns. Additionally, because the second harmonics dominate the circulating current, two methods based on double line-frequency, namely PR control and PI with orthogonal imaginary axis control, were selected for comparison using simulations and experiments. Other effective control methods, such as repetitive-plus-PI control and multifrequency PR control, are not considered for this LV application because of their increased complexity, and controllers such as the PI controller based on the negative-sequence rotational coordinate frame are not selected because they are not suitable for single-phase operation [17] - [21] . Among the selected controllers, the PR controller is a commonly used method based on previously reported research [17] , [18] . The single-phase double line-frequency PI controller proposed in this paper is a novel modified control method based on [21] . The novelty is that while [21] uses dq transformation for three phase, this paper introduces an orthogonal imaginary axis to generate a rotating frame for single-phase MMC. The differences between the proposed PI control method and [19] , [20] are that the reference frame rotating at double the line frequency enables the novel PI controller proposed here to achieve zero steady-state error at 100 Hz, whilst [19] constantly has this steady-state error and [20] adopted a repetitive compensator to track this error.
To investigate the suitability of single-phase MMC for LVdc distribution networks applications, detailed parameter sizing is presented in this paper. The contribution regarding capacitor sizing is the derivation of an equation for the zero-crossing points and energy deviation for single-phase MMC. In contrast to HV MMC applications, an output filter is required for LV MMC. Another contribution is therefore the output filter sizing equations for single-phase LV MMC.
Whist efficiency is a significant benefit offered by MMC in LVdc applications, this is not explored in this paper since it has been examined fully in previous publications [7] , [8] . Dynamic current sharing between the four parallel-connected devices has little impact because of the relatively low switching frequency of each device [8] . Therefore, parallel connection will not be further considered in this paper.
This paper is organized as follows. Section II presents the parameter sizing of MMC and the output filter design. To suppress the second-order harmonics in the circulating current, both PR and PI with orthogonal imaginary axis controllers are designed in Section III. Output voltage regulation is also introduced to maintain waveform quality of output voltage. Experimental results for five-level MMC are presented in Section IV.
II. MOSFET MMC DESIGN
Since the application of MMC in LV is different in HV and the circulating current property is different for single phase than for three phase, a comprehensive analysis is carried out in this section.
A two-phase-leg MMC topology and the average model of a single-phase MMC are presented in Figs. 3 and 4, respectively [22] , [23] . Each SM contains two MOSFETs and one capacitor, which acts as an energy storage component that may be inserted in the series path or bypassed according to the switching state of the MOSFETs [24] . Additionally, to simplify the sizing procedure, the following assumptions are made.
1) The current suppression control eliminates all harmonics and the remaining circulating current (i diff ) only has a dc component I dc . 2) All capacitors and all switches are identical. 3) SM capacitor voltages are instantaneously balanced. In Fig. 4 , output voltage V ao and current i ao are assumed sinusoidal with lagging-phase angle ϕ, and are given by (1) and (2), where M is the modulation index According to [21] and assumption 1, the upper and lower arm currents i au and i al can be expressed as (3) and (4), where I dc is the dc component of i diff in one-phase leg
The use of multilevel modulation allows the generation of low-distortion output voltage without the need for a bulky output harmonic filter or high switching frequency [25] . In this section, the output waveform quality will be analyzed and the output filter designed.
A. Submodule Capacitor Sizing
The MMC relies on charged SM capacitors to build up the output ac voltage. The capacitances should be minimized, whilst maintaining voltage fluctuation within ±10% of the nominal value [26] . In this section, the capacitor value is obtained based on its maximum energy deviation. The symbols used in the analysis are defined as follows.
1) V C is the average submodule capacitor voltage.
2) V C nom is the nominal SM capacitor voltage.
3) ΔV max is the maximum voltage difference in p.u. Level-shifted sinusoidal pulse-width modulation (SPWM) modulation, specifically phase opposition disposition, is exploited to generate a sinusoidal output waveform. The cumulative upper and lower arm voltages V au and V al can be expressed as (5) and (6) respectively, in which m u and m l describe the switching actions in the upper and lower arms, respectively,
The average energy stored in one arm E arm and peak-to-peak energy deviation ΔE arm are given by the following:
The minimal SM capacitance C sub can be derived as
Apparent power |S| is given by (10) , and by combining it with (3) and (5), the instantaneous power flow into the upper arm can be derived by (11) , in which P is real power to the MMC and cosϕ is the power factor:
Energy stored in one arm can be obtained by integrating power with respect to time. By integrating P arm up (t) between t1 and t2, where t1 and t2 are the zero crossing points of P arm up (see Fig. 5 ), the peak-to-peak energy variation can be calculated (see Fig. 6 ). The symbolic solution for ΔE arm is given by (14) . The symbolic equations are the contributions of this paper The maximum ΔE arm occurs when cosϕ = 0, i.e., zero real power, and is given by (15) . Additionally, a lower value of M would lead to a higher energy deviation
Therefore, the minimum cell capacitance required for the single-phase MMC is given by
According to (16) , the required capacitance for a five-level two-phase-leg 10-kW 600 V dc / 240 V ac MMC is 3.18 mF. The MATLAB simulation of Fig. 7 shows that SM capacitor voltages in one-phase leg are well balanced and that the voltage ripple is ±7.5%, which is within the ±10% distortion limit.
B. Arm Inductor Sizing
In MMC, the function of the arm inductors (L arm ) is to limit the circulating current which results from the voltage difference u diff between the dc-side voltage and the voltage in one-phase leg. In some applications, such as HVdc system, arm inductors are also a key to limiting the dc fault current [27] . In this study, the main consideration is the circulating current constraint. Voltage difference u diff can be given by (17) [28] . Its maximum value can subsequently be derived as
where θ = tan −1 (
.
The peak-to-peak value of the circulating current at the switching frequency can be given by
Since the largest ΔT would be T S , the largest I pp can be expressed as
I pp max is limited into 5% of dc-side current I d in this study
Given this, the required L arm should be at least
By applying (22) , L arm = 1.5 mH is required for the 10 kW two-phase-leg five-level MMC with 600 V dc and 240 V ac . The MATLAB simulation results for arm currents and dc input current are presented in Fig. 8, which shows that the dc current ripple is 4.7% and meets the current limitation. 
C. Output Filter Design
In established HV MMC applications, large numbers of SMs are required to support the dc voltage. This large SM number permits use of low switching frequency "staircase" modulation with minimal distortion and no filter requirement. However, the LV MMC investigated in this paper uses relatively few SMs, necessitating the use of pulse-width modulation (PWM) rather than the common low-frequency modulation. Therefore, the filter design is specialized for MMC in LVdc.
As shown in Table I , for a 10 kW 600 V dc / 240 V ac 10 kHz MMC with level-shifted SPWM modulation, a small output filter is required when fewer than 13 levels are used, in order to meet the 5% distortion limit.
A large filter inductance L would increase converter volume and cost significantly, whilst a large capacitance C would draw large current from the converter, increasing switching device stresses. Selecting L and C therefore requires a design tradeoff.
The gain of a passive LC filter at cutoff frequency ω n is infinite, whilst a parallel damped filter has a significantly damped gain at ω n . This allows a higher bandwidth and better noise suppression for the feedback control. Fig. 9 presents the equivalent circuit of an MMC with a parallel damped filter. The upper and lower arm inductances L arm in one phase can be regarded as connected in parallel, and to serve as part of the output filter. The series-connected resistor R f and capacitor C f 2 are connected in parallel with capacitor C f 1 . The purpose of resistor R f is to reduce the output peak impedance of the filter at the cutoff frequency. Capacitor C f 2 blocks the low frequency component of the input voltage and reduces power dissipation in the filter resistance [29] . The transfer function and cutoff frequency for the parallel damped filter are given by (23) and (24), respectively
For LV MMC, only a capacitor is needed to complete the output filter. For example, the output voltage total harmonic distortion (THD) for a 10 kHz, five-level MMC (with parameters listed in Table II ) is 16.05% without an output filter. The fast Fourier transform (FFT) analysis shown in Fig. 10(a) indicates that the high distortion appears as sidebands centered around multiples of the switching frequency. Therefore, the cutoff frequency of the filter needs to be lower than the switching frequency. The impedance of capacitor C f 2 should be lower than R f at the resonant frequency, while its capacitance should be higher than C f 1 so that the cutoff frequency of the main filter will not be affected [29] .
The FFT analysis shown in Fig. 10 (a) suggests a 20 kHz harmonic dominates. By setting the cutoff frequency equal to 10% of 20 kHz and applying (24) , a parallel damped filter with C f 1 = 200 nF can be selected. The optimum damping resistance R f and capacitance value C f 2 are given by (25) and (26) [29] , which results in C f 2 = 800 nF and R f = 86.6 Ω:
The output spectrum shown in Fig. 10(b) indicates that the filter can meet the 5% distortion target.
III. MOSFET MMC CONTROL STRATEGIES
The difference between the dc-link voltage and the sum of the arm voltages leads to a circulating current, which increases converter power loss. For single-phase converters, the circulating current is a serious issue as the second harmonic from each arm sums at the dc side. For LVdc networks with significant single-phase loading, this second harmonic may result in larger cable loss or even network malfunction. Conventional converters address this issue by the use of passive input filters with associated losses and the risk of system resonance. The internal capacitance of the LV MMC structure permits active elimination of these harmonics resulting in a near dc input current. In this section, both the basic conventional PR control and doubleline frequency PI control with orthogonal imaginary axis are designed and compared. Voltage regulation is also introduced to maintain output voltage during changing load conditions.
A. Current Suppression Control 1) Generation of Second Harmonic Current:
Based on the average model shown in Fig. 4 , the capacitor current in each SM can be given by the product of switching action and arm currents i au and i al , as shown in the following:
Equation (29) is derived from (27) , which shows that i cu can be expanded to dc, fundamental and second harmonics of the grid frequency. In steady state, the dc component of capacitor current should be zero. Therefore, the average upper arm capacitor current can be expressed as the sum of fundamentalfrequency and second harmonic components, as shown in (30) 
where i Similarly, lower arm capacitor current is given by
The nth harmonic of capacitor ripple voltage is the product of the corresponding capacitor reactance at nω and the nth harmonic of capacitor current. As shown in (32), Δu 
Hence, the total capacitor ripple voltage at fundamental and second harmonic frequencies for upper and lower cells can be represented as ΔV cu and ΔV cl , respectively,
Therefore, the ripple voltage across the SM terminals is
Ripple voltage across the phase is given by
This means that dc-phase-leg ripple voltage contains only a second harmonic component, which will produce a second harmonic circulating current ripple
In a three-phase application, assuming a balanced load, the dc-side ripple current is given by (39) , which indicates that the current in the dc side will not have a second harmonic component
For a two-phase-leg inverter, however, instead of cancelling each other, the second harmonic components will be doubled in the dc-side current, as shown in the following:
The dc-side current harmonics will increase transmission power losses and could potentially lead to dc network malfunction. The current circulating between phases will increase the semiconductor power losses, which may reduce efficiency and leads to overrating of devices. An input filter is often required for a conventional two-level converter (see Fig. 2 ), which stops the second harmonic energy from being transmitted to the dc side. In contrast, MMCs feature distributed SM capacitance, where circulating current suppression control can be used to compensate the common-mode voltage by inserting and bypassing the required number of SMs.
2) Rationale for Current Suppression Control: Assumption 1 in Section II is not applicable since there are even harmonic components in the circulating current i diff [28] , [30] . Therefore, upper and lower arm currents are rewritten as (41) and (42), and i diff can be derived as (43)
i diff is generated by the voltage difference between V dc and phase voltage. Before designing the current suppression controller, it is important to derive this voltage difference. According to Fig. 4 , (44) 
Equation (47) defines e a as the differential mode component of the arm voltages, and illustrates that e a controls the output current i ao directly, i.e., controls the output power
By adding (44) and (45), and combining with (43), (48) can be derived
As given by (49), u diff denotes half of the voltage difference between the dc-side voltage and the sum of the upper and lower arm voltages. It shows that common-mode arm voltage u diff gives rise to the circulating current (see Fig. 11 ), which indicates that the control of i diff can be realized by regulating u diff [18] . The current control block diagram is shown in Fig. 12 
By substituting (47) into (49), the references for the upper and lower arm voltages are given by (50) and (51) [21] 
e a is generated by the main PWM controller to control the output voltage and power. u diff is the voltage difference generated by the current suppression controller to suppress the circulating current.
3) Current Suppression Controllers: a) PR control:
The standard PI controller functions adequately for dc quantities. For single-phase ac, however, a PI controller introduces a residual constant error [31] . In contrast, a PR controller can achieve zero steady-state error at a certain operating frequency [32] due to its infinite gain, as shown in the Bode plot in Fig. 13 . Additionally, the PR controller has a very narrow bandwidth, which ensures the controller only affects circulating current at a certain frequency. A PR controller is designed at 100 Hz to eliminate the second harmonic circulating current.
The transfer function of the PR controller is given by
where K P and K r are the proportional and resonant gains, respectively, and ω n is the resonant frequency.
As shown in Fig. 14 , half the sum of the arm currents is the circulating current i diff . Then the high pass filter (5 Hz cutoff frequency) filters out the dc component leaving only harmonics (i diff ac ), among which the second harmonic dominates. The second-order harmonic current reference (i * diff ac ) is set to zero and compared with i diff ac . Their difference is fed into a PR controller, which generates an infinite gain and achieves zero steady-state error at 100 Hz. The output u diff is then subtracted from the arm voltage modulation references in (50) and (51) in order to compensate the voltage variations of the submodule capacitors.
Simulation results for a 10 kW five-level two-phase-leg Si MOSFET MMC are shown in Fig. 15 . The figure shows that with the PR controller, the second harmonic in the circulating current is almost eliminated and the arm currents are composed of a 50 Hz sine wave with a dc offset. With 1.5 mH arm inductance, the input dc current ripple is 4.2% which is within the 5% current distortion limit.
b) PI control with orthogonal imaginary axis: dq transformation is commonly used in three-phase systems, where ac signals are transformed to a two-axis, stationary (αβ) frame, then into a rotating (dq) reference frame where the signals are converted to dc quantities. Thereby, a PI controller can be adopted to achieve zero steady-state error. However, for a single-phase system, in order to apply dq transformation and achieve zero steady-state error, a fictitious phase must be created to generate an orthogonal plane [33] . There are many ways to generate the virtual axis from a single-phase signal, such as shifting the ac signal by 90° [34] , or applying a first-order, all-pass filter phase shifter [35] , or a second-order generalized integrator [36] .
In this study, the orthogonal axis is generated by delaying the real signal by 90°[see Fig. 16(a) ]. The real current is i diff after the high-pass filter, in which the second harmonic dominates. The stationary αβ coordinate can be transformed to the dq coordinate system rotating at 100 Hz through the Park transformation (53).
As shown in the control block diagram of practically, the PI control action has been realized in the dq reference frame. The compensation, however, is only applied to the real signal, i.e., only u diff will be used for (50) and (51)
where ωt = 2(2π/T 0 )t in this application. Simulation results for a 10 kW five-level two-phase-leg Si MOSFET MMC are shown in Fig. 18 . With a PI controller, the second harmonic in the circulating current is almost eliminated. Similar to the PR controller, PI controlled input dc current ripple is 4.2%.
B. Output Voltage Regulation
The voltage regulation is designed to stabilize the output voltage for varying load conditions. When the load current changes, the voltage drop across the arm inductors and filter will change, which gives rise to an error between the output voltage v o and the output voltage reference v * (see Fig. 19 ). For single-phase ac, a PR controller with 50 Hz resonant frequency is adopted Upper arm modulation signal M (V al )
Lower arm modulation signal
Compensating signal of circulating current suppression control because it can provide zero steady-state error [29] . Parameters for the overall control schematic blocks shown in Fig. 19 are listed in Table III . The PR controller generates the 50 Hz fundamental control signal for the MMC. For example, (54) shows the relationship of inverter output v inv and dc-side voltage in a single-phaseleg MMC, where M and θ are generated by the PR controller according to the arm inductance, filter impedance, and the error between v o and v * . To simplify the mathematics, the filter is assumed to be a passive LC filter 
Equation (57) is derived by substituting (54) into (56). M and θ are calculated by evaluating the amplitude and phase angle of (57), as shown in (58) and (59), respectivelŷ
whereV o is the peak output voltage, and
F is a factor relating the arm inductance and filter parameters, and Z refers to the impedance proportion that defines the voltage sharing, as shown in the following: The PR controller is able to generate M and θ automatically to compensate the output voltage error. Fig. 20 shows the simulation results for a five-level MMC, where the output power changes from 500 W to 10 kW at t = 0.2 s.
The results indicate that the output voltage v o can be stabilized during the transition from almost no load to the full-load condition. Arm currents and output current undergo a sudden increase at t = 0.2 s, and the arm currents are stable and free from second harmonic distortion. The FFT analysis shows that the THD of the output voltage and current are 3.98% and 0.46%, respectively, thus indicating very high quality output power.
IV. EXPERIMENTAL RESULTS AND ANALYSIS
A MOSFET-based single-phase-leg five-level MMC test rig was built to verify the two current suppression control methods.
A. Hardware Setup
The MMC prototype consists of four SMs in one arm, a TI F28335 DSP and voltage and current transducers, as shown in Fig. 21 . The five-level single-phase-leg MMC circuit diagram is shown in Fig. 22 and its signal process is shown in Fig.  23 . Eight SM capacitor voltage signals and two currents sig- 
B. Experimental Results
Table IV lists the experimental parameters for the singlephase-leg five-level MMC. Two different current suppression control strategies, PR control and PI control with orthogonal imaginary axis, are applied and results are shown in Fig. 24 .
The two current suppression controllers were designed assuming perfect balanced SM capacitances. Their simulation results were proved to be equally effective, as shown in Figs. 15  and 18 . However, as shown in Fig. 24 , the experimental results for both control methods show the presence of circulating current components that are not predicted by the initial sim- ulation. Compared to the tuned PR second harmonic current controller, the rotating frame PI controller gives a superior level of performance. Fig. 24 (a) also shows that with PR control the circulating current contains fundamental and third harmonic components.
A number of issues have been identified which can result in degraded performance of the circulating current controller. First of all, in the MATLAB simulation, all the submodules are identical. However, in the test rig there is device-to-device deviation of SM capacitance. The standard capacitor tolerance is ±20% [37] . The nth harmonic capacitor voltage Δu (n ) C (t) in (32) will not be the same for upper and lower arms because of different C values, i.e., the amplitudes of nth harmonic capacitor voltages V n are different for upper and lower voltages. Therefore, ripple voltage across the phase leg can be rewritten as
There are fundamental and third harmonic components in the ripple voltage across one phase, which will result in unbalanced arm currents and give rise to odd harmonics in the circulating current.
To further investigate the effects of capacitance variation, a worst-case capacitance deviation between upper and lower arms, i.e., -20% less capacitance in the upper arm and +20% more capacitance in the lower arm, was assumed.
Figs. 25 and 26, respectively, show the resulting simulated arm and circulating current waveforms and their FFT analysis under both PR and PI with orthogonal imaginary axis control schemes. The figures show that the PI with orthogonal imaginary 
C. Improved Circulating Current Control Models
The original PR and PI with orthogonal imaginary axis control options are two variants of narrow bandwidth controllers designed to eliminate the predicted second harmonic. This approach allows the "natural" dc current to flow, controlling ac components to zero. For both control approaches, however, practical results and FFT analysis indicate the presence of other harmonic components in the circulating current resulting from capacitor mismatch. Amongst the techniques that could be employed, the addition of parallel-connected control stages is a simple means of suppressing these additional harmonic components. Additional PI controllers with orthogonal imaginary axes rotating at frequencies chosen to control the harmonic components may be connected in parallel. Similarly, PR controllers with carefully selected resonant frequencies that coincide with and therefore suppress the undesired harmonic current components may also be connected in parallel. third, and fourth harmonic frequencies were designed as
where ω 0 denotes the fundamental frequency and h is the harmonic order.
2) Parallel-Connected PI Controllers: In this improved controller, two PI controllers with dq reference frames rotating at 100 and 50 Hz are connected in parallel.
Simulation results for the modified PR and PI control schemes operating under conditions of capacitance mismatch are presented in Fig. 27 .
The FFT analysis shown in Table V illustrates that the modified controllers can improve the circulating current, with the THD attributed to all of the examined frequency components being significantly reduced in comparison to the original control topologies. In contrast to the simulation results presented in Fig. 26 , where the PI control scheme outperformed the PR scheme with regard to THD, the parallel-connected PR controller exhibits superior performance to that of the parallelconnected PI scheme. This may be attributed to the two additional control frequencies introduced by the parallel-connected PR approach.
D. Analysis of Experimental Results
Comparing the two original control methods, the superior performance of the PI controller can be attributed to two factors. First, the PI controller has a larger bandwidth. For example, after the Park transformation at 100 Hz, the third harmonic signal is converted into either 50 or 250 Hz. The PI controller still has certain gains at these two frequencies that might help to suppress the harmonics. However, the PR controller has a very narrow bandwidth as presented in Fig. 13 , which has no effect on other frequency harmonics. This is verified by the simulation results shown in Fig. 26 .
Another reason for the difference between these two controllers is the discretization method used when implementing the controller in the DSP. Zero-order hold (ZOH) is employed for both controllers. For systems with time delays in feedback loops, the ZOH method leads to an approximate discretization rather than an exact discretization [38] . The PR controller is of second order and its implementation requires a relatively high sampling frequency. It is therefore more sensitive to discretization errors. In contrast, for the first-order PI controller, the ZOH method is able to provide better accuracy [39] .
In conclusion, for practical single-phase LV MMC, a PI controller with an orthogonal imaginary axis performs well and is simple to implement. If further improved performance is required, a parallel-connected PR controller with resonances at the fundamental, second, third, and fourth harmonic frequencies, or a parallel-connected PI controller with rotary frames at the fundamental and second harmonic frequencies were proposed and were shown, through simulation studies, to be effective.
V. CONCLUSION
Detailed design of a five-level Si MOSFET-based MMC for LVdc distribution applications has been presented. General equations for a two-phase-leg MMC to enable sizing of the SM capacitance and arm inductance were presented based on SM voltage oscillation and dc-side current variation requirements, respectively. Simulation results showed that a small output filter is required when an MMC with fewer than 13 levels is used to meet a 5% voltage distortion limit. A parallel damped filter with a 200 nF capacitor was accordingly designed for the five-level MMC.
The second harmonic component in the circulating current is a severe problem as it doubles in amplitude at the dc-side for two-phase-leg converters, leading to increased converter and dc cable losses. To suppress second harmonic current, double line-frequency PI with orthogonal imaginary axis control was designed and compared with double line-frequency PR control. Simulation results showed that performance of the two controllers was comparable. However, experimental results for a five-level MMC hardware prototype showed that circulating current contains odd harmonic components due to the deviceto-device deviation of SM capacitance. Experimental results presented showed that the PI with orthogonal imaginary axis controller has superior harmonic suppression performance when compared to the PR controller. The first-order PI controller is less susceptible to discretization errors introduced during DSP implementation, increasing its reliability. Additionally the increased bandwidth of the PI controller in comparison to the PR approach makes it more effective in improving current THD.
The second-order PR controller is more sensitive to discretization errors as well as requiring a relatively high sampling frequency. Therefore, PI with orthogonal imaginary axis control is recommended for LV MMC applications. To further improve current suppression performance, a parallel-connected PR controller with resonances at the fundamental, second, third, and fourth harmonic frequencies, or a parallel-connected PI controller with dq reference frames rotating at the fundamental and second harmonic frequencies may be employed.
